

FIFTH QUARTERLY DEVELOPMENT REPORT

FOR HIGH-RELIABILITY, LOW-COST INTEGRATED CIRCUITS

3 FEBRUARY 1977 TO 3 MAY 1977

Prepared By RCA Solid State Divison Route 202, Somerville, N.J. 08876

For

DEPARTMENT OF THE NAVY
NAVAL ELECTRONICS SYSTEMS COMMAND
Washington, D.C.

Contract No. N00039-76-C-0240 Project No. 62762N Subproject No. XF54586 Task No. 002



DOC FILE COP

DISTRIBUTION STATEMENT A
Approved for public release;
Distribution Unlimited


FIFTH QUARTERLY DEVELOPMENT REPORT. Feb - 3 May 17. HIGH-RELIABILITY, LOW-COST INTEGRATED CIRCUITS, 3 FEBRUARY 1977 TO 3 MAY 1977 Prepared By RCA Solid State Divison Route 202, Somerville, N.J. 08876 Pechnology Center For **DEPARTMENT OF THE NAVY** NAVAL ELECTRONICS SYSTEMS COMMAND Washington, D.C. Contract No. N60039-76-C-0248 Project No. 62762N Subproject No. XF54586 Task No. 002

405 931

Approved for public release;
Distribution Unlimited

TABLE OF CONTENTS

Section	<u>Title</u>	Page
I	ABSTRACT	I-1
II	PURPOSE	II-1
III	PHASE II PROGRAM	111-1
IV	DETAILED FACTUAL DATA-TECHNICAL DISCUSSION Product Generation	IV-1
	Gold Plating Process Refinement	IV-1
	Junction Seal Integrity Testing	IV-1
	Radioactive Tracer Studies	IV-5
	Reliability Data	IV-5
	Status of Life Test Sockets	IV-5
v	RCA PROPOSAL UTILIZING CONTRACT RELATED TECHNOLOGY	V-1
VI	TECHNICAL PRESENTATIONS RELATED TO CONTRACT TECHNOLOGY	VI-1
VII	CONCLUSIONS	VII-1
VIII	PROGRAM FOR THE NEXT INTERVAL	VIII-1
	DISTRIBUTION	



LIST OF FIGURES

Figure	<u>Title</u>	Page		
III-1	Phase II Milestone Chart	111-2		
111-2	Phase II Device Fabrication Plan	111-2		
111-3	Phase II Test Plan	111-3		
IV-1	SEM Photo Showing Gold Contour with Negative Resist	IV-3		
IV-2	SEM Photo Showing Gold Contour with Positive Resist	IV-3		
IV-3	Sodium Penetration Characteristics of Dielectric Layers	IV-6		
	LIST OF TABLES			
Tables	<u>Title</u>	Page		
IV-1	Status of Phase II Wafers	IV-2		
IV-2	JSI Test Summary	IV - 4		
IV-3	Reliability Data-CA741 With Si ₃ N ₄ Dielectric Overcoat			
IV-4	Status of Life-Test Sockets	IV-8		

SECTION I ABSTRACT

Wafer fabrication for the CA741, 5420, 54820, 5470, 5472, CD4012B, CD4027B, and CD4014A has been initiated. Lead wafers for most of the circuits are in the metallization process. The required array of lifetest sockets for each type has been ordered, and samples of CD4012B and CA741 are being assembled for accelerated life test and step-stress testing. Initial reliability data obtained on CA741 devices indicate that the contract goal of less than 0.005% failures per 1000 hours at 125°C operating life is attainable.

SECTION II PURPOSE

The objective of this program is to investigate alternate approaches to MIL-M-38510 for achieving high reliability integrated circuits at low cost. Emphasis is on adapting existing technology to industry mainstream products to achieve semiconductor reliability which will meet military requirements without a severe cost penalty.

The approach to achievement of the goals of this program will be the integration and application of existing sealed-chip integrated-circuit processing with automated plastic packaging. The program will be carried out in three phases.

Phase I - Completed

- (a) Process Feasibility The required photomasks were generated using existing masks to the maximum extent possible. Then, small quantities of each device type were fabricated to assure that the masks and processes were available for the production runs of Phase II. Also, each device type was fabricated using a matrix of carefully varied process parameters to assess their impact on yields and reliability.
- (b) Process Development The processes required to fabricate the eight integrated-circuit types to be produced in Phase II were defined and documented. Silicon nitride passivation and the titanium-platinum-gold metallization system were used to achieve chip hermeticity and a corrosion-free metallization system. In addition, a silicon nitride overcoat layer was applied for protection of the metallization. A series of experiments was completed at each critical processing step to

assure repeatability. Real-time indicators and accelerated life tests were used to assess the effects of process changes on reliability and to measure progress in achieving the required failure rate.

(c) Automated Assembly - The technology to be used in Phase II was defined and documented. The effect of assembly process parameters on cost and yield was assessed. Bonding tapes and lead-frames compatible with each of the device types were designed and fabricated. A number of devices of each type were assembled using the automated assembly system. Reliability was monitored continually by means of accelerated life tests.

The photomasks, wafer process, and assembly process required to fabricate the eight integrated-circuit types in the low-cost high-reliability device-fabrication phase have been defined and documented and sample devices of each type were fabricated. Additionally, preliminary reliability data have been generated to demonstrate the soundness of the chosen approach.

At this time, the production runs of Phase II have begun.

Phase II - Fabrication

The low-cost high-reliability device fabrication phase of the program will involve significant quantities of each of the eight selected integrated-circuit types to be fabricated according to the processes defined in Phase I. Both silicon nitride passivated, titanium-platinum-gold metallized integrated circuits and conventional silicon dioxide, aluminum-metallized integrated circuits will be constructed in both plastic and ceramic packages. This will permit a detailed comparison to be made of the new and conventional processes. During these production runs, any significant differences between the two processes will be defined and documented. The utilization of existing equipment and mask sets will be demonstrated, and the cost impact of converting to this type of processing will be estimated. In-process quality controls, real-time indicators, and parameter distributions

at wafer probe and final test will be used to monitor the production run and to assure process reproducibility. All devices produced in this phase of the program will be utilized in Phase III for reliability testing and delivery to the Navy. Finally, the testing facilities for the Phase III program will be defined and asembled.

Phase III - Reliability

The reliability of the devices produced in Phase II will be demonstrated. The conventional aluminum-metallized integrated circuits, packaged and tested to military high-reliability requirements, will be used as the baseline from which to appraise the new process developed under the program. In addition, the level of testing required over and above commercial screening to assure a reliable product for military end use will be determined, and the cost impact of this testing will be analyzed and verified.

SECTION III PHASE II PROGRAM

Phase II, the low-cost high-reliability device-fabrication phase of the program, will involve significant quantities of each of the eight selected integrated-circuit types to be fabricated according to the processes defined in Phase I. Both silicon nitride passivated, titaniumplatinum-gold metallized integrated circuits and conventional silicon dioxide, aluminum-metallized integrated circuits will be constructed in both plastic and ceramic packages. This plan will permit a detailed comparison to be made of the new and conventional processes. During these production runs, any significant differences between the two processes will be defined and documented. The utilization of existing equipment and mask sets will be demonstrated, and the cost impact of converting to this type of processing will be estimated. In-process quality controls, real-time indicators, and parameter distributions at wafer probe and final test will be used to monitor the production run and to assure process reproducibility. Devices produced in this phase of the program will be utilized in Phase III for reliability testing and delivery to the Navy. Finally, the testing facilities for the Phase III program will be defined and assembled. The milestone chart for Phase II is shown in Fig. III-1.

As shown in Fig. III-2, the minimum quantity of units required for delivery to the Navy and for the Phase III test plan is 5165 devices per type. Reliability testing during Phase II will require additional units, and other needs will surface during the course of the contract. It is anticipated, therefore, that approximately 10,000 units of each type will be fabricated during Phase II.

In addition to initiating the long-term 125°C life tests during Phase II, a program of accelerated life testing is planned for two circuits,

	1977											1978
	Feb.	Mar.	Apr.	May	June	July	Aug.	Sept.	Oct.	Nov.	Dec.	Jan.
Device Fabrication												
Obtain Masks												
Obtain Crystal												
Wafer Fab.									_			
Si ₃ N ₄ Protect												
Assembly												
Test										_		
Burn-in												
Final Test												
Reliability												
Design Life Test Sockets												
Construct Life Test Sockets												
Reliability Testing												
Testing												
Write Dynamic Programs												
Debug Programs												

Fig. III-1 - Phase II Milestone Chart

Туре	CD4012B	CD4014A	CD4027B	CA741	5420	54S20	5470	5472
Technology	COS/MOS	COS/MOS	COS/MOS	Bipolar Linear	Au-T ² L	Schottky	Au-T ² L	Au-T ² L
Wafer Lot Size	25	25	25	25	25	25	25	25
Net Units Required Internal								
AI DIP	115 -							
AI DIC	145 -							
Trimetal DIC	155 -							
Trimetal DIC (Unencapsul.)	25 -							
Trimetal DIP	725 -						1000	
To Be Delivered	4000 -						-	
Total	5165 -		_					

Fig. III-2 - Phase II Device Fabrication Plan.

the CA741 and the CD4012B. This program will verify that the reliability goals of the program are being met, compare the encapsulation techniques, and compare the results achieved with devices in dual-in-line ceramic packages. The planned test matrices are shown in Fig. III-3.

Life Tests					
			Epoxy Novolac		Non-Hermetic
	Silicone	Epoxy Novolac	With Junction Coat	DIC	DIC
Bias					
150°C	20	20	20	15	15
175°C	20	20	20	15	15
200°C	20	20	20	15	15
225°C	20	20	20	15	15
250°C	20	20	20	15	15
Storage					
150°C	15	15	15	10	10
175°C	15	15	15	10	10
200°C	15	15	15	10	10
225°C	15	15	15	10	10
250°C	15	15	15	10	10
Step Stress					
150°C	20	20	20	15	15

Types: CD4012B, CA741

Fig. III-3 - Phase II Test Plan.

SECTION IV DETAILED FACTUAL DATA TECHNICAL DISCUSSION

Product Generation

Masks and wafers for the eight integrated circuit types have been ordered. Wafers of all eight circuits are currently being processed. A by-type status report of wafers in the production line is shown in Table IV-1.

Cold Plating Process Refinement

Tests have been run which indicate that improved conformity of the silicon nitride protective layer is obtained if the walls of the gold interconnect metallization are only minimally reentrant. The use of positive photoresist to plate the gold lines results in more nearly vertical gold sidewalls. The scanning electron microscope photo in Fig. IV-1 shows a gold line which has been plated using negative photoresist. Fig. IV-2 shows a similar plated gold line using positive resist. As a result of this improvement in line contour, the process has been converted to the use of positive photoresist.

Junction Seal Integrity Testing

Junction seal integrity testing of the $200~\mathrm{A~Si_3N_4}$ layer used on the CMOS circuits and the $2000~\mathrm{A~Si_3N_4}$ layer used on the bipolar circuits was performed using small signal n-p-n transistors incorporating these layers. The samples for JSI testing were contaminated in open DIC packages with a 10% solution of sodium chloride and then dried. The devices were then subjected to $250~\mathrm{C~bias~life}$ with $30~\mathrm{volts}$ for the bipolar $\mathrm{Si_3N_4}$ thickness and $12~\mathrm{volts}$ for the CMOS $200~\mathrm{A~Si_3N_4}$ layer. A summary of the test is shown in Table IV-2.



Fig. IV-1 - SEM photograph of a gold line (~ 15 kA thick) plated by means of <u>negative</u> photoresist.




Fig. IV-2 - SEM photograph of a gold line (~15 kA thick) plated by means of positive photoresist.

TABLE IV-2

SUMMARY OF JSI TESTS

Failures At 8 Hrs	0/13	2/0
Failures At 3 Hrs	0/13	1/3*
Sample Size	13	8
Voltage Stress	12 Volts	30 Volts
S1 N, Thickness	200 Å	2000 Å
Device Conditions	CMOS	CA741 Bipolar

* Opened Package, Handling Related Failure

JSI Test - 8 Hours Bias Test, NaCl Contaminant, Forming Gas Atmosphere, 250°C Radioactive Tracer Comparison of Plasma-Deposited Si_3N_4 and Commonly Used $Si0_2$ Layers

Radioactive-tracer evaluations are used to determine the effective-ness of deposited silicon nitride films as alkaline barriers. Test wafers are coated with a layer of $\mathrm{Si_3N_4}$, 2000 Å for bipolar circuits and 200 Å for $\mathrm{COS/MOS}$ circuits, over a 3000 Å layer of $\mathrm{Si0_2}$. A 0.2-mil solution containing 1.31 x 10^{-6} atoms Na and 4 microcuries $\mathrm{Na_{22}}$ is used to coat a nickel electrode, which is dried under a heat lamp. The wafers are coated with this tracer element by evaporation at a pressure of 10^{-6} torr and subsequently annealed at 600°C for 22 hours. At this point, the surface radioactivity (R) of $\mathrm{Na_{22}}$ is determined. The test wafers are then etched to remove approximately 10 Å of $\mathrm{Si_3N_4}$, and the surface radioactivity of the fresh surfaces determined.

Results of radioactive tracer measurements for plasma deposited silicon nitride, chemical vapor deposited phosphorus silicate glass, thermally grown SiO_2 , and CVD $\mathrm{Si}_3\mathrm{N}_4$ are shown in Fig. IV-3. The results show the plasma deposited nitride to be an effective sodium barrier relative to PSG and thermally grown SiO_2 layers.

Reliability Data

A summary of reliability data taken on gold metallized, silicon nitride overcoated CA741 circuits is shown in Table IV-3.

Samples of CA741 and CD4012B for accelerated life tests and step stress tests are currently in the assembly area.

Status of Life Test Sockets

The status of life test sockets for CA741, CD4012B, and 5420 is shown in Table IV-4.




Fig. IV-3 - Results of radioactive tracer measurements for plasma deposited silicon nitride, chemical vapor deposited phosphorus silicate glass, thermally grown SiO₂, and CVD Si₃N₄.

TABLE IV-3

RELIABILITY DATA

TRIMETAL TYPE CA741 DEVICES - S1314 DIELECTRIC OVERCOAT

Fail/Pass	0/25		0/12		4/45*	0/10
Duration (hrs)	72	87		168	786	1000
Exposure	Salt Atmosphere	Salt Atmosphere	+	85°C/35% RH/30V	250°C Life 30V	85°C/35% RH/30V
Assembly	Beam Tape	Beam Tape			Beam Tape	Wire
Molding Compound	DC 480	DC 480			DC480	Open Ceramic

= 0.00002%/1000 hours @ 125°C * At 1.1 ev, 60% Confidence Level - Failure Rate = 0.0026%/1000 hours @ 125°C At 1.74 ev, 60%

TABLE IV-4
STATUS OF LIFE-TEST SOCKETS

Туре	Life Test	On-Hand	Ordered	Schedule Delivery
CA741	125°C Operating	54	135	5/20
	200°C Bias	48		
	125°C Bias	54	162	6/10
	85°C/85% RH Bias	48		
	175°C Bias		96	7/1
	150°C Bias		81	8/12
	250°C Bias		240	5/20
CD4012B	125°C Operating	54	73	7/15
	200°C Bias	48		
	125°C Bias	54	130	7/8
	85°C/85% RH Bias	48		
	175°C Bias		104	6/24
	250°C Bias		240	6/3
	150°C Bias		104	6/17
5420	125°C Operating	54	126	8/12
	200°C Bias	48		
	125°C Bias		170	3/19

A total of 1820 additional life-test sockets, to be equally divided among the CD4027B, CD4014A, 54S20, 5470, and 5472 for 125°C operating life and 125°C bias life tests has been ordered. Delivery data commitments for these sockets have not yet been obtained.

SECTION V

RCA PROPOSAL UTILIZING CONTRACT RELATED TECHNOLOGY

Presentation - Application of Beam Tape Bonded Devices to Multichip Circuits, Lockheed Missile & Space Corp, Sunnyvale, CA, April 12, 1977 - A. S. Rose.

SECTION VI TECHNICAL PRESENTATION RELATED TO CONTRACT TECHNOLOGY

Reliability of Trimetal Plastic Integrated Circuit Packages by H. Khajezadeh and A. S. Rose.

Paper presented at International Reliability Physics Symposium, April 14, 1977 Las Vegas, Nevada.

SECTION VII CONCLUSIONS

- 1. The required Phase II wafer-fabrication program is on schedule.
- 2. Process refinement has resulted in conversion to positive photoresist at gold interconnect plating.
- 3. All required life-test sockets have been ordered.
- 4. Reliability data to date on the CA741 have been excellent.

SECTION VIII

PROGRAM FOR THE NEXT INTERVAL

- 1. Continue wafer fabrication.
- 2. Obtain reliability data for accelerated testing and step-stress testing of the CA741 and CD4012B.
- 3. Initiate long term life testing.

<u>Distribution List for Quarterly and Final Report</u> <u>N00039-76-C-0240</u>

Naval Electronic Systems Command Code 30421 - R. A. Wade Washington, D. C. 20360	
Naval Research Laboratory Code 5210 - J. Davey Washington, D. C. 20375	1
Naval Research Laboratory Code 5261 - D. Patterson Washington, D. C. 20375	
Naval Electronics Laboratory Center Code 4300 - C. E. Holland San Diego, CA. 92152	1
Naval Electronics Laboratory Center Code 4800 - D. McKee San Diego, California 92152	1
Naval Electronics Laboratory Center Code 743 - E. Urban San Diego, CA. 92152	1
DCASD, Springfield 240 Route 22 Springfield, N. J. 07081	•
Naval Weapons Support Center Code 7024 - R. Freeman Crane, Indiana 47522	1
U. S. Army Electronics Command Code AMSEL-TL-IR - E. Hakim Ft. Monmouth, N. J.	1
Rome Air Development Center Code RADC/RBR - J. Bart Griffiss Air Force Base, NY 13441	1
Naval Surface Weapons Center Code WA33 - A. Auerbach Silver Spring, MD. 20910	1
Defense Documentation Center Cameron Station Alexandria, VA. 22314	1
Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, N. Y. 10014	1 1
Director, Army Production Equipment Agency Att: DRXPE-MT (McBurney) Rock Island, Ill. 61201	1

Distribution List for Qu NOOO	arte	erly and Final Report (Cont'd) 76-C-0240
McDonnell Aircraft Company Box 516 - M. Stitch St. Louis, MO. 63166		Commission of the property of the commission of
Fairchild Semiconductor 464 Ellis Street Mountain View, CA. 94040		Total laves 400 south
Intel Corporation 3065 Bowers Avenue Santa Clara, CA. 95051 Att: G.E. Moore		
ITT Semiconductors 3301 Electronics Way East Palm Beach, Fla. 33407		1
Motorola, Incorporated Semiconductor Products Divisio Integrated Circuits Center P.O. Box 20906 Phoenix, Ariz. 85036	n	1
National Semiconductor Corpora 2900 Semiconductor Drive Santa Clara, CA. 95051	tion	1
Dr. John L. Prince Dept. of Electrical & Computer Clemson University, Riggs Hall Clemson, S. Carolina 29631		ineering
Signetics Corporation 811 East Arques Avenue Sunnyvale, CA. 94086		1
Texas Instruments, Incorporate P.O. Box 5012 Dallas Texas 75222	d	The same supported by the same and the same support of the same su
Research Triangle Institute P.O. Box 12194 Research Triangle Park North Carolina 27709 Att: R. Alberts	1	D.R. Stiefbold 1 Electronic Technology Lockheed Missiles & Space Co., Inc. 1111 Lockheed Way Sunnyvale, CA. 94088
Engineering Experiment Station Georgia Institute of Technology Atlanta, GA. 30332 Att: J. Heckman	1	Mr. Brian Park 1 U.S. Army SLA6
Jack S. Kilby 5924 Royal Lane Suite 150	1	HQDA DAEN ASR SL,
Dallas, Texas 75230		. Washington, D.C. 20314